



## INFORMATION DISCLOSURE STATEMENT

Applicant : Songjie Xu  
 App. No. : 09/754,406  
 Filed : January 2, 2001  
 For : METHODOLOGY AND APPLICATIONS  
       OF TIMING-DRIVEN LOGIC  
       RESYNTHESIS FOR VLSI CIRCUITS  
 Examiner : Mary C. Hogan  
 Group Art Unit : 2123

Mail Stop Amendment  
 Commissioner for Patents  
 P.O. Box 1450  
 Alexandria, VA 22313-1450

RECEIVED

DEC 02 2004

Technology Center 2100

Dear Sir:

Enclosed is form PTO-1449 listing two (2) references that are also enclosed.

This Information Disclosure Statement is being filed under 37 C.F.R. § 1.97(c)(2) before the mailing date of a final action and before the mailing of a Notice of Allowance. This Statement is accompanied by the fees set forth in 37 C.F.R. § 1.17(p). The Commissioner is hereby authorized to charge any additional fees which may be required or to credit any overpayment to Account No. 11-1410.

Respectfully submitted,

KNOBBE, MARTENS, OLSON & BEAR, LLP

Dated: November 24, 2004

By: Raimond J. Saleniks

Raimond J. Saleniks  
 Registration No. 37,924  
 Agent of Record  
 Customer No. 20,995  
 (619) 235-8550

FORM PTO-1449 U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE		ATTY. DOCKET NO. APLUS.001A	APPLICATION NO. 09/754,406
<p style="text-align: center;"><b>O I P INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b></p> <p style="text-align: center;">NOV 29 2001 (USE SEVERAL SHEETS IF NECESSARY)</p> <p style="text-align: center;">U.S. PATENT &amp; TRADEMARK OFFICE</p>		APPLICANT Songjie Xu	
		FILING DATE January 2, 2001	GROUP 2123

**U.S. PATENT DOCUMENTS**

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE (IF APPROPRIATE)

**FOREIGN PATENT DOCUMENTS**

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
						YES	NO

EXAMINER INITIAL	OTHER DOCUMENTS (INCLUDING AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.)	
1	Songjie Xu, <i>Synthesis for High-Density and High-Performance FPGAs</i> , dissertation submitted to University of California, Los Angeles, August 31, 2000	
2	Singh, Kanwar Jit, Ph.D., <i>Performance Optimization of Digital Circuits</i> , dissertation submitted to University of California, Berkeley, 1992	

**RECEIVED**

S:\DOCS\RJS\RJS-8178.DOC 112404

DEC 02 2004

Technology Center 2100

EXAMINER	DATE CONSIDERED
*EXAMINER: INITIAL IF CITATION CONSIDERED, WHETHER OR NOT CITATION IS IN CONFORMANCE WITH MPEP 609; DRAW LINE THROUGH CITATION IF NOT IN CONFORMANCE AND NOT CONSIDERED. INCLUDE COPY OF THIS FORM WITH NEXT COMMUNICATION TO APPLICANT.	